

## RUTRONIK TechTalk meets **Gate Driver**

### Where to start for a gate drive circuit design?

Dr. Wolfgang Frank | Lead Principal Gate Driver ICs



Infineon Technologies AG

A top-down photograph of two people working at a white table. One person's hand is holding a yellow pencil and drawing a circuit diagram on a piece of paper. The other person's hands are resting on a spiral-bound notebook. A small potted plant and a pair of glasses are also on the table.

## Learning objectives

- › Know how to calculate a reference gate resistance value for example a SiC MOSFET
- › Identify suitable gate driving ICs based on peak current and power dissipation requirements
- › Find out how to fine-tune the gate resistance value in laboratory environment

Your trainer today



Dr. Wolfgang Frank  
Technical Marketing  
Gate driver ICs

# Agenda



Copyright © Infineon Technologies AG 2020.  
All rights reserved

- 1 Power transistor's characteristics
- 2 Gate driver design step-by-step and calculation flow

# Agenda



Copyright © Infineon Technologies AG 2020.  
All rights reserved

- 1 Power transistor's characteristics
- 2 Gate driver design step-by-step and calculation flow

# Main characteristics of power transistors

## Fast switching devices

Reach up to 50 V/ns  
(or more)



## On-state performance

Short circuit performance  
sacrifice




## Properties of body diode

Freewheeling body diode:

- > with little  $Q_R$
- > with high  $V_F$

## Parasitic turn-on

May need negative gate  
voltage to stay in off-mode





# Main characteristics of power transistors



Copyright © Infineon Technologies AG 2020.  
All rights reserved

## Fast switching devices

Reach up to 50 V/ns  
(or more)



## On-state performance

Short circuit performance  
sacrifice



**Gate driver  
circuits and ICs  
should support  
all these  
characteristics!**

## Properties of body diode

Freewheeling body diode:

- > with little  $Q_R$
- > with high  $V_F$



## Parasitic turn-on

May need negative gate  
voltage to stay in off-mode

# Agenda



Copyright © Infineon Technologies AG 2020.  
All rights reserved

1 SiC MOSFETs characteristics and Infineon gate driver IC offering

2 Gate driver design step-by-step and calculation flow



# Design steps



Copyright © Infineon Technologies AG 2020.  
All rights reserved



Step 1



Step 2



Step 3



Step 4

# Design steps



Copyright © Infineon Technologies AG 2020.  
All rights reserved

Calculate peak  $I_g$  based on the power transistor's datasheet  
Select suitable gate driver based on peak current



Step 1

Peak current  
and gate driver  
IC selection



Step 2



Step 3



Step 4



# Design steps



Copyright © Infineon Technologies AG 2020.  
All rights reserved

Calculate gate resistor based on your application's gate voltage swing  
Target: get the same switching performance as in datasheet



Step 1

Peak current  
and gate driver  
IC selection



Step 2

Adaptation of  
gate resistor  
value to the  
application  
conditions



Step 3



Step 4

# Design steps



Copyright © Infineon Technologies AG 2020.  
All rights reserved

Calculate internal power dissipation of the IC  
Calculate the gate resistor's power dissipation  
Verify both power dissipations with datasheet values



## Step 1

Peak current  
and gate driver  
IC selection



## Step 2

Adaptation of  
gate resistor  
value to the  
application  
conditions



## Step 3

Power  
dissipation



## Step 4



# Design steps



Copyright © Infineon Technologies AG 2020.  
All rights reserved

Validate absence of oscillations and parasitic turn-on  
Verify thermal behavior of gate driver IC in the application



Step 1

Peak current  
and gate driver  
IC selection



Step 2

Adaptation of  
gate resistor  
value to the



Step 3

Power  
dissipation



Step 4

Laboratory  
validation


**Design steps may be fully iterated or partially iterated  
until the final selection is done**

# Design example

## Eval-1EDC20H12AH-SiC



Copyright © Infineon Technologies AG 2020.  
All rights reserved



**SiC MOSFET:** IMZ120R045M1

**Positive gate voltage:**  $V_{VCC2} = 15 \text{ V}$

**Negative gate voltage:**  $V_{VEE2} = -2 \text{ V}$

**Max. switching frequency:**  $f_{sw} \leq 100 \text{ kHz}$

**Max. ambient temperature:**  $T_a \leq 85 \text{ °C}$



# Gate driver design step 1

## Calculation of peak gate current $I_G$



Copyright © Infineon Technologies AG 2020.  
All rights reserved

Evaluation board **EVAL-1EDC20H12AH-SiC, IMZ120R045M1** CoolSiC™ 1200 V SiC Trench MOSFET

$$I_G = \frac{\Delta V_{GS,datasheet}}{R_{G,datasheet} + R_{G,int}}$$

Table Switching characteristics, $T_{vj}=25^{\circ}\text{C}$						
Parameter	Symbol	Conditions	Value			Unit
			min.	typ.	max.	
Turn-on delay time	$t_{d(on)}$	$V_{DD}=800\text{V}, I_D=20\text{A},$	-		-	ns
Rise time	$t_r$	$V_{GS}=-5\text{V}/15\text{V}, R_{G,ext}=2\Omega,$	-		-	ns

Table Static characteristics (at $T_{vj}=25^{\circ}\text{C}$ , unless otherwise specified)						
Parameter	Symbol	Conditions	Value			Unit
			min.	typ.	max.	
Internal gate resistance	$R_{G,int}$	$f=1\text{MHz}, V_{AC} = 25\text{mV}$	-	4	-	$\Omega$

# Gate driver design step 1

## Calculation of peak gate current $I_G$



Copyright © Infineon Technologies AG 2020.  
All rights reserved

Evaluation board **EVAL-1EDC20H12AH-SiC, IMZ120R045M1** CoolSiC™ 1200 V SiC Trench MOSFET

$$I_G = \frac{\Delta V_{GS,datasheet}}{\underline{R_{G,datasheet}} + \underline{R_{G,int}}} \quad \Rightarrow \quad \Delta V_{GS,datasheet} = \underline{|V_{GS(on)}|} + \underline{|V_{GS(off)}|}$$

Table Switching characteristics, $T_{vj}=25^{\circ}\text{C}$						
Parameter	Symbol	Conditions	Value			Unit
			min.	typ.	max.	
Turn-on delay time	$t_{d(on)}$	$V_{DD}=800\text{V}, I_D=20\text{A},$	-		-	ns
Rise time	$t_r$	$V_{GS}=-5\text{V}, V_{GS}=15\text{V}, R_{G,ext}=2\Omega,$	-		-	ns

Table Static characteristics (at $T_{vj}=25^{\circ}\text{C}$ , unless otherwise specified)						
Parameter	Symbol	Conditions	Value			Unit
			min.	typ.	max.	
Internal gate resistance	$R_{G,int}$	$f=1\text{MHz}, V_{AC}=25\text{mV}$	-	4	-	$\Omega$

# Gate driver design step 1

## Calculation of peak gate current $I_G$



Copyright © Infineon Technologies AG 2020.  
All rights reserved

Evaluation board **EVAL-1EDC20H12AH-SiC, IMZ120R045M1** CoolSiC™ 1200 V SiC Trench MOSFET

$$I_G = \frac{\Delta V_{GS,datasheet}}{2\Omega + 4\Omega} \Rightarrow \Delta V_{GS,datasheet} = 15V + 5V$$

Table Switching characteristics, $T_{vj}=25^{\circ}\text{C}$						
Parameter	Symbol	Conditions	Value			Unit
			min.	typ.	max.	
Turn-on delay time	$t_{d(on)}$	$V_{DD}=800V, I_D=20A,$	-		-	ns
Rise time	$t_r$	$V_{GS}=-5V/15V, R_{G,ext}=2\Omega,$	-		-	ns

Table Static characteristics (at $T_{vj}=25^{\circ}\text{C}$ , unless otherwise specified)						
Parameter	Symbol	Conditions	Value			Unit
			min.	typ.	max.	
Internal gate resistance	$R_{G,int}$	$f=1\text{MHz}, V_{AC}=25\text{mV}$	-	4	-	$\Omega$

# Gate driver design step 1

## Calculation of peak gate current $I_G$



Copyright © Infineon Technologies AG 2020.  
All rights reserved

Evaluation board **EVAL-1EDC20H12AH-SiC, IMZ120R045M1** CoolSiC™ 1200 V SiC Trench MOSFET

$$I_G = \frac{20 \text{ V}}{2 \Omega + 4 \Omega} = 3.33 \text{ A}$$

Table Switching characteristics, $T_{vj}=25^\circ\text{C}$						
Parameter	Symbol	Conditions	Value			Unit
			min.	typ.	max.	
Turn-on delay time	$t_{d(on)}$	$V_{DD}=800\text{V}, I_D=20\text{A},$	-		-	ns
Rise time	$t_r$	$V_{GS}=-5\text{V}/15\text{V}, R_{G,ext}=2\Omega,$	-		-	ns

Table Static characteristics (at $T_{vj}=25^\circ\text{C}$ , unless otherwise specified)						
Parameter	Symbol	Conditions	Value			Unit
			min.	typ.	max.	
Internal gate resistance	$R_{G,int}$	$f=1\text{MHz}, V_{AC}=25\text{mV}$	-	4	-	$\Omega$

# Gate driver design step 1

## Calculation of peak gate current $I_G$



Copyright © Infineon Technologies AG 2020.  
All rights reserved

Evaluation board **EVAL-1EDC20H12AH-SiC, IMZ120R045M1** CoolSiC™ 1200 V SiC Trench MOSFET

$$I_G = \frac{20 \text{ V}}{2 \Omega + 4 \Omega} = 3.33 \text{ A}$$

**This calculation does not consider any resistance on the gate driver IC or results in worst-case values for the gate driver IC current capability**

# Gate driver design step 1

## Gate driver selection



Copyright © Infineon Technologies AG 2020.  
All rights reserved

Peak current = 3.33 A


Parameter	Symbol	Values			Unit	Note or Test Condition
		Min.	Typ.	Max.		
High level output peak current (source)	$I_{OUT+,PEAK}$			–	A	<sup>10)</sup> $I_{IN+} = \text{High}$ , $I_{IN-} = \text{Low}$ , $V_{VCC2} = 15 \text{ V}$
1EDC05I12AH		0.5	1.3			
1EDC20I12AH		2.0	4.0			
1EDC20H12AH		2.0	4.0			
1EDC40I12AH		4.0	7.5			
1EDC60I12AH		6.0	10.0			
1EDC60H12AH		6.0	10.0			
Low level output peak current (sink)	$I_{OUT-,PEAK}$			–	A	<sup>10)</sup> $I_{IN+} = \text{Low}$ , $I_{IN-} = \text{Low}$ , $V_{VCC2} = 15 \text{ V}$
1EDC05I12AH		0.5	0.9			
1EDC20I12AH		2.0	3.5			
1EDC20H12AH		2.0	3.5			
1EDC40I12AH		4.0	6.8			
1EDC60I12AH		6.0	9.4			
1EDC60H12AH		6.0	9.4			



# Gate driver design step 2

## Adaptation to application requirements

### Evaluation board EVAL-1EDC20H12AH-SiC



$$V_{VCC2} = +15 \text{ V} \quad \text{and} \quad V_{VEE2} = -2 \text{ V}$$


# Gate driver design step 2

## Adaptation to application requirements



Copyright © Infineon Technologies AG 2020.  
All rights reserved

### Evaluation board EVAL-1EDC20H12AH-SiC



$$\underline{V_{VCC2} = +15\text{ V}} \quad \text{and} \quad \underline{V_{VEE2} = -2\text{ V}}$$

## Gate driver design step 2

### Calculate the external gate resistance $R_G$



Copyright © Infineon Technologies AG 2020.  
All rights reserved

Rearrangement of the equation

$$I_{G,datasheet} = \frac{\Delta V_{GS,application}}{R_{G,application} + R_{G,int}}$$

## Gate driver design step 2

### Calculate the external gate resistance $R_G$



Copyright © Infineon Technologies AG 2020.  
All rights reserved

Rearrangement of the equation

$$R_{G,application} = \frac{\Delta V_{GS,application}}{I_{G,DS}} - R_{G,int}$$

## Gate driver design step 2

### Calculate the external gate resistance $R_G$



Copyright © Infineon Technologies AG 2020.  
All rights reserved

#### Rearrangement of the equation

$$R_{G,application} = \frac{\Delta V_{GS,application}}{I_{G,DS}} - R_{G,int}$$

Table Static characteristics (at  $T_{vj}=25^{\circ}\text{C}$ , unless otherwise specified)

Parameter	Symbol	Conditions	Value			Unit
			min.	typ.	max.	
Internal gate resistance	$R_{G,int}$	$f=1\text{MHz}$ , $V_{AC} = 25\text{mV}$	-	4	-	$\Omega$

## Gate driver design step 2

### Calculate the external gate resistance $R_G$



Copyright © Infineon Technologies AG 2020.  
All rights reserved

#### Rearrangement of the equation

$$R_{G,application} = \frac{17 \text{ V}}{3.33 \text{ A}} - 4 \text{ } \Omega = 1.1 \text{ } \Omega$$

Table Static characteristics (at $T_{vj}=25^{\circ}\text{C}$ , unless otherwise specified)						
Parameter	Symbol	Conditions	Value			Unit
			min.	typ.	max.	
Internal gate resistance	$R_{G,int}$	$f=1\text{MHz}$ , $V_{AC} = 25\text{mV}$	-	4	-	$\Omega$



# Gate driver design step 3


## Check the power dissipation of the gate driver IC



Copyright © Infineon Technologies AG 2020.  
All rights reserved

### Power dissipation of the gate driver IC

$$P_{D,Qg} = Q_{G,application} \cdot f_{sw} \cdot \Delta V_{GS,application}$$



## Gate driver design step 3

### Check the power dissipation of the gate driver IC



Copyright © Infineon Technologies AG 2020.  
All rights reserved

#### Power dissipation of the gate driver IC

$$P_{D,Qg} = 56 \text{ nC} \cdot 100 \text{ kHz} \cdot 17 \text{ V} = 0,095 \text{ W}$$

**Curves have to be  
linearly extrapolated if  
diagram  
does not represent the  
used voltage swing**

## Gate driver design step 3

### Check the power dissipation of the gate driver IC




Copyright © Infineon Technologies AG 2020.  
All rights reserved

#### Power dissipation of the gate driver IC

$$P_{D,Qg} = 56 \text{ nC} \cdot 100 \text{ kHz} \cdot 17 \text{ V} = 0,095 \text{ W}$$

$$P_{D,Iq} = I_{q,2} \cdot \Delta V_{GS,application}$$

Quiescent current output chip	$I_{Q2}$	–	1.2	2.0	mA	$V_{VCC2} = 15 \text{ V}$ IN+ = High, IN- = Low =>OUT = High
-------------------------------	----------	---	-----	-----	----	---



This method often results in **higher dissipated power**.  
However this is **on the safe side** and a **simple strategy**!

## Gate driver design step 3

### Check the power dissipation of the gate driver IC




Copyright © Infineon Technologies AG 2020.  
All rights reserved

#### Power dissipation of the gate driver IC

$$P_{D,Qg} = 56 \text{ nC} \cdot 100 \text{ kHz} \cdot 17 \text{ V} = 0,095 \text{ W}$$

$$P_{D,Iq} = 1.2 \text{ mA} \cdot 17 \text{ V} = 0,020 \text{ W}$$

Quiescent current output chip	$I_{Q2}$	–	1.2	2.0	mA	$V_{VCC2} = 15 \text{ V}$ IN+ = High, IN- = Low =>OUT = High
-------------------------------	----------	---	-----	-----	----	---



# Gate driver design step 3

## Check the power dissipation of the gate driver IC



Copyright © Infineon Technologies AG 2020.  
All rights reserved

### Power dissipation of the gate driver IC


$$P_{D,Qg} = 56 \text{ nC} \cdot 100 \text{ kHz} \cdot 17 \text{ V} = 0,095 \text{ W}$$

$$P_{D,Iq} = 1.2 \text{ mA} \cdot 17 \text{ V} = 0,020 \text{ W}$$

$$P_{D,tot} = 0.095 \text{ W} + 0.020 \text{ W} = 0,105 \text{ W} \leq \underline{\underline{P_{D,OUT}}}$$

**Table 2 Absolute maximum ratings**

Parameter	Symbol	Values		Unit	Note / Test Condition
		Min.	Max.		
Power dissipation (Input side)	$P_{D,IN}$	–	25	mW	<sup>2)</sup> @ $T_A = 25^\circ\text{C}$
Power dissipation (Output side)	$P_{D,OUT}$	–	400	mW	<sup>2)</sup> @ $T_A = 25^\circ\text{C}$




## Gate driver design step 4

### Target of laboratory verification



Copyright © Infineon Technologies AG 2020.  
All rights reserved



Components were selected → design verification in laboratory is required  
Lab measurements prove that assumptions and calculations results in safe switching of SiC transistor



# Gate driver design step 4

## Target of laboratory verification



Copyright © Infineon Technologies AG 2020.  
All rights reserved



Validations to prove the absence of **parasitic turn-on** triggered by  $dv_{ds}/dt$  under worst case conditions

### 3 basic tests are recommended



Measurement of **gate driver IC temperature** during steady state operation



Validation of **gate resistor's loading** ( $R_G$ )

- Average losses (IR-camera)
- Peak pulse losses (->supplier)

**IR camera** can help getting the heating of elements (thermocouples are second best)

Peak power of the resistor → calculated and checked against the single pulse rating of the resistor

# Gate driver design step 4

## Parasitic turn-on robustness


Parasitic turn-on should never occur

### Use double pulse test

- › High/Low drain current  $I_D = 0 \text{ A} / I_{\text{nom}}$
- › High/Low temperature  $T_j = \text{Min.}/\text{Max.}$
- › Nominal application gate voltage
- › Test both sides of the half-bridge

### Measure directly on transistor terminals

- › Gate-Source voltage,  $V_{GS}$ , across the terminals
- › Drain voltage,  $V_{DS}$ , across the terminals
- › Drain current,  $I_D$




# Gate driver design step 4

## Examples of parasitic turn-on



Copyright © Infineon Technologies AG 2020.  
All rights reserved

Parasitic turn-on can be masked by the diode reverse recovery



**Figure:** turn-on of lower side (Q2),  
measurement at LS emitter shunt

**Ch1:** Q2  $V_{DS}$  (100 V/div)

**Ch2:** Q2  $I_D$  (1 A/div)

**Ch3:** Driver IC  $V_{LIN}$  (5 V/div)

**Time:** 10  $\mu$ s/div

**First current spike** is the reverse recovery of the diode (D1)

**Second current spike** is the parasitic turn-on in the complimentary switch (Q1)

# Gate driver design step 4

## Examples of parasitic turn-on



Copyright © Infineon Technologies AG 2020.  
All rights reserved

### Parasitic turn-on can be masked by capacitive discharge



**Figure:** turn-on of high side (Q1),  
measurement at LS emitter shunt

**Ch1:** Q2  $V_{DS}$  (100 V/div)

**Ch2:** Q2  $I_D$  (200 mA/div)

**Ch3:** Driver IC  $V_{LIN}$  (5 V/div)

**Time:** 50 ns/div

**$T_J$ :** -25°C

**First current spike** is a capacitive discharge current  
**Second current spike** is the parasitic turn-on of the lower switch (Q2)


# Gate driver design step 4

## Examples of parasitic turn-on



Copyright © Infineon Technologies AG 2020.  
All rights reserved

Parasitic turn-on can be observed also at zero switching current



**Figure:** turn-on of low side (Q2), LS shunt

**Ch1:** Q2  $V_{DS}$  (50 V/div)

**Ch2:** Q1  $I_D$  (200 mA/div)

**Ch3:** Q1  $V_{GS}$  (5 V/div)

**Time:** 50 ns/div

**First current spike** is the gate current (Q1)

**Second current spike** is the parasitic turn-on of the upper switch (Q1) at zero switching current




# Gate driver design step 4

## Examples of parasitic turn-on



Copyright © Infineon Technologies AG 2020.  
All rights reserved

Parasitic turn-on can be observed also at zero switching current



By **increasing gate resistor value**,  
transistor switching speeds  
can be slowed down

By choosing a **smaller gate resistor value**,  
power transistor is switched faster

**Figure:** turn-on of low side (Q2), LS shunt

**Ch1:** Q2  $V_{DS}$  (50 V/div)

**Ch2:** Q1  $I_D$  (200 mA/div)

**Ch3:** Q1  $V_{GS}$  (5 V/div)

**Time:** 50 ns/div



**Gate driver is adjusted and it is confirmed that no parasitic turn-on is taking place!**

# Gate driver design step 4

## Check the switching waveform of gate driver IC + SiC MOSFET



Copyright © Infineon Technologies AG 2020.  
All rights reserved

High  $I_{RRM} = 87\text{ A}$

Double pulse:

$I_D = 30\text{ A}$

$V_{DC} = 800\text{ V}$

$R_{G,ext} = 1\ \Omega$



Oscillations in  
gate voltage

Oscillations in  
source current

**Black curve:** drain-source voltage  $v_{DS}$   
**Red curve:** source current  $i_S$   
**Green curve:** gate-source voltage  $v_{GS}$

These oscillations are not expected to happen!

A slowdown of switching transient is needed → by increasing gate resistor value

## Gate driver design step 4

### Check the switching waveform with 10 $\Omega$



Copyright © Infineon Technologies AG 2020.  
All rights reserved


Low  $I_{RRM} \approx 55 \text{ A}$

Double pulse:

$$I_D = 30 \text{ A}$$

$$V_{DC} = 800 \text{ V}$$

$$R_{G,ext} = 10 \Omega$$



Minor oscillations  
in gate voltage

Acceptable oscillations  
in emitter current

**Black curve:** drain-source voltage  $v_{DS}$   
**Red curve:** source current  $i_S$   
**Green curve:** gate-source voltage  $v_{GS}$

Decision of gate resistor → an external gate resistor value of 10  $\Omega$

# Gate driver design step 4


## Check the temperature increase of the gate resistor & driver IC

Power dissipation leads to a temperature increase of IC's junction

$$\Delta T_{J,IC} = P_{D,OUT} \cdot R_{th(j-a)} = 0.105 \text{ W} \cdot 165 \text{ }^{\circ}\text{C/W} \approx 17 \text{ }^{\circ}\text{C}$$

$$58^{\circ}\text{C} - 25^{\circ}\text{C} = 33^{\circ}\text{C}$$

A dense layout and a close proximity of other heated up components surrounding the gate driver IC can lead to higher temperature than calculated!



# Gate driver design step 4

## Calculation of peak power stress in gate resistors





Copyright © Infineon Technologies AG 2020.  
All rights reserved

Thermal stress encountered by gate resistor is frequently neglected

$$P_{Rg,Pk} = \frac{(V_{VCC2} - V_{VEE2})^2}{R_G \cdot 0.8} \quad \text{for a duration of } \sim R_G \cdot C_{iss} \text{ (see AN/datasheet)}$$

Peak losses include temperature derating of 80%, at 85°C

Datasheet of KOA






# Summary




Copyright © Infineon Technologies AG 2020.  
All rights reserved



Gate drivers design has to support the power transistor's characteristics



Power transistor's switching behavior has to be verified experimentally



Power dissipation of the gate driver circuit has to be verified by calculation and temperature measurements

# Disclaimer

---



The information given in this training material is given as a hint for the implementation of the Infineon Technologies component only and shall not be regarded as any description or warranty of a certain functionality, condition or quality of the Infineon Technologies component.

Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind (including without limitation warranties of non-infringement of intellectual property rights of any third party) with respect to any and all information given in this training material.



Part of your life. Part of tomorrow.

[www.infineon.com/EiceDRIVER](http://www.infineon.com/EiceDRIVER)